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(57) ABSTRACT 
Electronic logic gates that operate using N logic state levels, 
where N is greater than 2, and methods of operating such 
gates. The electronic logic gates operate according to truth 
tables. At least two input signals each having a logic state that 
can range over more than two logic states are provided to the 
logic gates. The logic gates each provide an output signal that 
can have one of N logic states. Examples of gates described 
include NAND/NAND gates having two inputs A and B and 
NAND/NAND gates having three inputs A, B, and C, where 
A, B and C can take any of four logic states. Systems using 
such gates are described, and their operation illustrated. Opti-
cal logic gates that operate using N logic state levels are also 
described. 
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METHOD AND APPARATUS FOR 
SIMULTANEOUS PROCESSING OF 
MULTIPLE FUNCTIONS 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application claims priority to and the benefit of U.S. 
provisional patent application Ser. No. 61/383,488 filed Sep. 
16, 2010 and is a continuation-in-part of co-pending U.S. 
patent application Ser. No. 12/393,562, filed Feb. 26, 2009, 
which application claimed the priority and benefit of U.S. 
provisional patent application Ser. No. 61/067,666 filed Feb. 
29, 2008, each of which applications is incorporated herein 
by reference in its entirety. 
STATEMENT REGARDING FEDERALLY 
FUNDED RESEARCH OR DEVELOPMENT 
The invention claimed herein was made in the performance 
of work under a NASA contract, and is subject to the provi-
sions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
FIELD OF THE INVENTION 
The invention relates to electronic logic gates. 
BACKGROUND OF THE INVENTION 
A substantial amount of research in electronic microsys-
tems has focused on bringing more computing power to 
smaller devices. Traditional approaches to increase comput-
ing bandwidth has often focused on exploiting concurrency, 
such as by allocating increasingly more gates to specific 
tasks, or by performing instructions faster, such as operating 
gates at higher speeds. These traditional approaches are 
expected to have diminishing returns, and may bump up 
against technological barriers, such as for example limita-
tions on power dissipation. 
Another technological barrier has to do with the substantial 
increase in the number of transistors built in modern devices, 
which increases by approximately a factor of two every 18 to 
24 months, and which is predicted by Moore's Law. As the 
number of devices increases, more and more area on a chip 
needs to be devoted to interconnects. At some point, the 
portion of the chip devoted to interconnects becomes exces-
sive, possibly exceeding the area of the chip devoted to tran-
sistors or active devices. 
Also known in the prior art is Adler et al., U.S. Pat. No. 
4,463,344, issued Jul. 31, 1984, which is said to disclose an 
algorithm and the hardware embodiment for producing a run 
length limited code useful in magnetic recording channels. 
The system described produces sequences whichhave a mini-
mum of 2 zeros and a maximum of 7 zeros between adjacent 
1's. The code is generated by a sequential scheme that maps 
1 bit of unconstrained into 2 bits of constrained data. The 
encoder is a finite state machine whose internal state descrip-
tion requires 3 bits. It possesses the attractive feature of reset 
data blocks which reset it to a fixed state. The decoder 
requires a look ahead of three future channel symbols (6 bits) 
and its operation is channel state independent. The error 
propagation due to a random error is 3 bits. The hardware 
implementation is extremely simple and can operate at very 
high data speeds. 
Also known in the prior art is Deogun et al., U.S. Pat. No. 
7,088,141, issued Aug. 8, 2006, which is said to disclose a 
multi-threshold complementary metal-oxide semiconductor 
(MTCMO) bus circuit reduces bus power consumption via a 
reduced circuit leakage standby and pulsed control of standby 
mode so that the advantages of MTCMOS repeater design are 
5 realized in dynamic operation. A pulse generator pulses the 
high-threshold voltage power supply rail standby switching 
devices in response to changes detected at the bus circuit 
inputs. The delay penalty associated with leaving the standby 
mode is overcome by reducing cross-talk induced delay via a 
to cross-talk noise minimization encoding and decoding 
scheme. A subgroup of bus wires is encoded and decoded, 
simplifying the encoding, decoding and change detection 
logic and results in the bus subgroup being taken out of 
15 standby mode only when changes occur in one or more of the 
subgroup inputs, further reducing the power consumption of 
the overall bus circuit. 
Also known in the prior art is Rijavec, U.S. Patent Appli-
cation Publication No. 2007/0176800 Al, published Aug. 2, 
20 2007, which is said to disclose methods and systems for 
improving performance of data decoding using a priori infor-
mation about the data steam. In one aspect a decoder may 
determine the degree of lossiness inherent in the data or in the 
application of the data as a maximum resolution of data to be 
25 decoded and may thereby streamline entropy decoding of the 
data. For example, in DCT-based image data compression 
coupled with Huffman or other entropy encoding, a priori 
data may be analyzed to determine the maximum required 
resolution in bits of the DCT encoded data so as to simplify 
30 the entropy decoding. Other aspects optimize DCT decoding 
computation with faster approximations where the quantiza-
tion values indicate a higher degree of lossiness or noise in the 
DCT encoded data. A priori information may generally com-
prise values in the quantization table of a DCT encoded image 
35 and may be analyzed to determine the maximum symbol size 
and/or degree of lossiness. 
Also known in the prior art is Noda, U.S. Pat. No. 7,339, 
500, issued Mar. 4, 2008, which is said to disclose two dif-
ferent block codes that can be encoded by one-type of encod- 
40 ing section. A first-point-fixed encoding section divides m-bit 
data into a first-half code and a second-half code, and encodes 
them into an n-bit provisional code with fixed start-point 
state. A code A/B counter receives a reset-signal and outputs 
a code selection signal to a code-order reversing section and 
45 a top-code correction section. The code-order reversing sec-
tion receives a codeword excluding the top code from the 
start-point-fixed encoding section; and outputs the codeword 
as is, when the code selection signal indicates a code B, and 
reverses the order of the codeword to generate a new code- 
50 word, and outputs the new codeword to a latch, when the code 
selection signal indicates a code A. The top-code correction 
section determines whether the top code needs to be modified, 
and modifies the top code, if necessary. 
Also known in the prior art is Motoyama, U.S. Patent 
55 Application Publication No. 2008/0094260 Al, published 
Apr. 24, 2008, which is said to disclose a logic circuit that 
executes a prescribed arithmetic processing that includes a 
decoder that converts one or more binary input data into a first 
plurality of bit data of a constant hamming weight regardless 
60 of a hamming weight of the input data, an interconnect net- 
work that is connected to the decoder, changes a bit pattern of 
the first plurality of bit data and generates a second plurality 
of bit data, according to receiving the first plurality of bit data 
converted according to the decoder, and substituting a bit 
65 position of the received first plurality of bit data for the 
purpose of the prescribed arithmetic operation, and an 
encoder connected to the interconnect network and converts 
US 8,975,922 B2 
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the second plurality of bit data generated in the interconnect 
network into one or more binary output data. 
Also known in the prior art is Motoyama, U.S. Patent 
Application Publication No. 2008/0212776 Al, published 
Sep. 4, 2008, which is said to disclose an encryption process-
ing circuit that includes a decoder configured to convert a 
binary input data used for predetermined encryption comput-
ing into a first plurality of bit data of a constant hamming 
weight independently of a hamming weight of the input data; 
a wiring network configured to receive the first plurality of bit 
data converted by the decoder, the wiring network further 
configured, for the purpose of the predetermined encryption 
computing, to change a bit pattern of the received first plu-
rality of bit data by replacing bit positions of the first plurality 
of bit data, and to generate a second plurality of bit data; and 
an encoder configured to convert the second plurality of bit 
data generated in the wiring network into a binary output data. 
Mechanical computation systems that rely on a plurality of 
states, including machines that operate using N=10 states, 
such as Babbage's Difference Engine, have been known for 
many years. However, electronic computation systems use 
two states (e.g., binary logic). 
There is a need for electronic logic gates and electronic 
computational systems that use more logic states than two 
binary logic states. 
SUMMARY OF THE INVENTION 
According to one aspect, the invention features an elec-
tronic logic gate. The electronic logic gate comprises at least 
a first input terminal and a second input terminal, each input 
terminal configured to receive a respective electrical input 
logic signal having one logic state selected from a number N 
of logic states, and an output terminal configured to provide 
an electrical output logic signal having one logic state 
selected from a number N of logic states, where N is an 
integer greater than two; the electronic logic gate configured 
to perform a logic operation using the electrical input logic 
signals received at the at least the first input terminal and the 
second input terminal, the logic operation defined by a truth 
table. 
In one embodiment, the electronic logic gate further com-
prises a selector input configured to receive a selector signal 
having a plurality of logic states, the logic gate configured to 
perform a plurality of different logic functions using the 
electrical input logic signals received at the at least the first 
input terminal and the second input terminal in response to the 
selector signal. 
In another embodiment, the truth table is a NAND/NAND 
truth table. 
In yet another embodiment, the truth table is a NOR/NOR 
truth table. 
In still another embodiment, the truth table is an OR/OR 
truth table. 
In a further embodiment, the truth table is an XOR/XOR 
truth table. 
In yet a further embodiment, the truth table is a NOT/NOT 
truth table. 
In an additional embodiment, the truth table is an AND/ 
AND truth table. 
In one more embodiment, the N logic states correspond to 
N monotonic logic signal levels. 
In one embodiment, the electronic logic gate further com-
prises a binary to N logic level encoder. 
In another embodiment, the electronic logic gate further 
comprises an N logic level driver. 
4 
In yet another embodiment, the electronic logic gate fur-
ther comprises an N logic level to binary decoder. 
In still a further embodiment, the N monotonic logic signal 
levels are equally spaced signal levels. 
5 	 According to another aspect, the invention relates to a 
method of processing electronic signals. 
The method comprises the steps of. providing an electronic 
logic gate; providing a truth table; applying at least first and 
second electrical input logic signals each having one logic 
io state selected from a numberN of logic states to the at least the 
first input terminal and the second input terminal; sensing the 
electrical output signal; and performing at least one ofrecord-
ing the result, transmitting the result to a data handling sys-
tem, or to displaying the result to a user. The electronic logic 
15 gate, comprises at least a first input terminal and a second 
input terminal, each input terminal configured to receive a 
respective electrical input logic signal having one logic state 
selected from a number N of logic states, and an output 
terminal configured to provide an electrical output logic sig- 
2o nal having one logic state selected from a number N of logic 
states, where N is an integer greater than two; the electronic 
logic gate configured to perform a logic operation using the 
electrical input logic signals received at the at least the first 
input terminal and the second input terminal, the logic opera- 
25 tion is defined by a truth table. 
In one embodiment, the truth table is selected from the 
group of truth tables consisting of a NAND/NAND truth 
table, a NOR/NOR truth table, an OR/OR truth table, an 
XOR/XOR truth table, a NOT/NOT truth table, and an AND/ 
so AND truth table. 
In another embodiment, the number N of logic states cor-
respond to N monotonic logic signal levels. 
In yet another embodiment, the N monotonic logic signal 
levels are equally spaced signal levels. 
35 	 In a further aspect, the invention provides an optical logic 
gate. The optical logic gate comprises at least a first input 
terminal and a second input terminal, each input terminal 
configured to receive a respective optical input logic signal 
having one logic state selected from a number N of logic 
40 states, and an output terminal configured to provide an optical 
output logic signal having one logic state selected from a 
number N of logic states, where N is an integer greater than 
two; said optical logic gate configured to perform a logic 
operation using said optical input logic signals received at 
45 said at least said first input terminal and said second input 
terminal, said logic operation defined by a truth table. 
In one embodiment, the optical logic gate further com-
prises a selector input configured to receive a selector signal 
having a plurality of logic states, said logic gate configured to 
50 perform a plurality of different logic functions using said 
optical input logic signals received at said at least said first 
input terminal and said second input terminal in response to 
said selector signal. 
In another embodiment, said N logic states correspond to N 
55 monotonic logic signal levels. 
The disclosed subject matter describes a method to provide 
an input-output relationship to process K input multi-level 
logic signals into an output signal. The method comprises the 
steps of choosing a decoding scheme to decode the K input 
60 multi-level logic signals into a set of M' bits on each channel 
of M channels; choosing Boolean functions for each channel; 
and choosing an encoding scheme to encode the output of the 
Boolean functions into the output signal. 
In one embodiment, M'=M. 
65 In another embodiment, the decoding scheme applies the 
same decoding function to each of the K input multi-level 
logic signals. 
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FIG. 5 is a circuit diagram of a NAND-NAND logic gate 
operating on signals having N=4 logic states. 
FIG. 6 is the truth table that corresponds to the logic gate of 
FIG. 5. 
5 	 FIG. 7 is a diagram illustrating the behavior of a NAND- 
NAND logic gate such as shown in FIG. 5 in which the logic 
levels are spaced equidistantly in voltage. 
FIG. 8A is a diagram of a decoder for logic level A -0. 
FIG. 8B is a diagram of a decoder for logic level A<3. 
10 FIG. 8C is a diagram of a decoder for logic level A=1. 
FIG. 8D is a diagram of a decoder for logic level A=2. 
FIG. 8E is a schematic diagram of a circuit element that 
behaves as a wired minimum. 
15 	 FIG. 9 is a circuit diagram of an alternative embodiment of 
a NAND/NAND gate. 
FIG. 10 is a graph that illustrates the voltage transfer char-
acteristics for a NAND/NAND gate. 
FIG. 11 is a circuit diagram of an embodiment of a NOT/ 
20 NOT gate. 
FIG. 12 is a circuit diagram of an embodiment of a OR/OR 
gate. FIG. 12 is presented in two parts, FIG. 12A and FIG. 
12B, having the relation shown in the inset in FIG. 12A. The 
circuit is divided with interconnections indicated by the 
25 numerals 12-1, 12-2, 12-3, 12 -4 and 12-5 that denote the 
points of connection between the two segments. 
FIG. 13 is a circuit diagram of an embodiment of a XOR/ 
XOR gate. FIG. 13 is presented in two parts, FIG. 13A and 
FIG. 13B, having the relation shown in the inset in FIG. 13A. 
30 The circuit is divided with interconnections indicated by the 
numeral 13-1 that denotes the point of connection between 
the two segments. 
FIG. 14 is a circuit diagram of an embodiment of a 
35 NAND3/NAND3 gate. FIG. 14 is presented in two parts, FIG. 
14A and FIG. 14B, having the relation shown in the inset in 
FIG. 14A. The circuit is divided with interconnections indi-
cated by the numerals 14-1, 14 -2, and 14-3 that denote the 
points of connection between the two segments. 
40 FIG. 15 is a schematic diagram of an embodiment of a 
simultaneous arithmetic logic unit ("SIMU-ALU") that oper-
ates using four logic levels. 
FIG. 16 is a circuit diagram of a 4-level to binary decoder. 
FIG. 17 is a circuit diagram of a binary to 4-level encoder. 
45 	 FIG. 18 is a circuit diagram that illustrates 4-level output 
driver circuits. 
FIG. 19 is a table that illustrates the values of the selector S 
and the corresponding logical operations that will be per-
formed by each of a SIMU-ALU and a parallel arithmetic 
50 logic unit. 
FIG. 20 is a diagram that illustrates a circuit layout for a 
device that operates according to principles of the invention 
that is illustrated by the schematic in FIG. 15. 
FIG. 21 is an image of the SIMU-ALU device being tested. 
55 FIG. 22 is a graph showing A and B inputs for a logic 
function A (e.g., output=A input) that demonstrates the iden-
tity of output for the SIMU-ALU and the parallel arithmetic 
logic unit using conventional binary logic. 
FIG. 23 is a graph showing A and B inputs for a logic 
60 function (A+B)-1 (e.g., output NAND (A and B) that dem- 
onstrates the identity of output for the SIMU-ALU and the 
parallel arithmetic logic unit using conventional binary logic. 
5 
The disclosed subject matter describes a logic gate to pro-
vide an output signal y in response to K input signals x k, k=1, 
2, ... , K. The logic gate comprises M channels Cm , m=1, 
2, ... , M to propagate data signals to perform M Boolean 
functions f_, m=1, 2, ... , M, where for each k=1, 2, ... , K, 
input signal xk maps into an M'-tuple of bits (x k(M'), xk(M'-
1), ..., xk(2), x,(1)), where eachx k(m)is a binary logic signal, 
where a subset of the set of K M'-tuples {(x k(M'), x k  
xk(2), xk(1)), k=1, 2, ... , K} is transmitted over 
the M channels, and where the output signal y is a function of 
the M-tuple of binary signals (f,1Q, fM i { CM i }, .. , 
f2 !C211  f i {C i 1), where for each m=1, 2, ... , M, {C m } is the 
subset of the set of K M'-tuples {(x k(M'), xk(M'-1), ... , xk(2), 
xk(1)), k=1, 2, ... , K} that is transmitted over the channel C m , 
and f m {Cm } is an output of Boolean function f m  for the set of 
binary logic signals {Cm }. The input signals can be multi-
level logic signals. 
In one embodiment, M-M, where for each k=1, 2.... , K, 
xk(m) is sent over channel C m for eachm=1, 2, ... , M, where 
for eachm=l, 2, ... , M, {C m } is the set ofbinary logic signals 
{XAM), X2(m), ... , XK(m)}. 
In yet another embodiment, a same mapping is applied to 
each signal xk . 
The disclosed subject matter describes a method to synthe-
size a simul-gate logic circuit given a logic circuit comprising 
a set of Boolean logic gates (B,, i=1, 2, ... , N). The method 
comprises the steps of replacing, for each i=1, 2, ... , N, the 
Boolean logic gate B, in the logic circuit with the simul-gate 
(B i, B i, , B,), where B, is repeated M times. 
In one embodiment, for each i=1, 2, ... , N, the simul-gate 
(B i, B i, ... , B,) is such that in response to K(i) input signals 
xk(i), k=1, 2, .. , K(i), the the simul-gate (B,, B i, .. , Bi) 
comprises M channels Cm (i), m=1, 2, ... , M to propagate 
data signals to perform the Boolean function B, M times, 
where for each k=1, 2, ... , K(i), input signal x k(i) maps into 
an M-tuple of bits (x k(i, M), xk(i, M-1), ... , xk(i, 2), x k(i, 1)), 
where each xk(i, m) is a binary logic signal, where x k(i, m) is 
sent over channel Cm (i) for each m=1, 2, ... , M, and where 
an output signal y(i) is a function of the M-tuple of binary 
signals (B = {CM(i)}, B {CM ,(i)}, ... , B {C2 (i)}, B {C,(i)}), 
where for each k=1, 2, ... , K(i), x k(i,m) is sent over channel 
C_(i) for each m=1, 2, ... , M, where for eachm=1, 2, ... , M, 
{C_(i)1 is the set of binary logic signals {x i (i, m), x2 
(i, m),. .. , xK(i, m)}, and B,{C_(i)} is the output of Boolean 
function B, for the set of binary logic signals {C m (i)}. 
The foregoing and other objects, aspects, features, and 
advantages of the invention will become more apparent from 
the following description and from the claims. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The objects and features of the invention can be better 
understood with reference to the drawings described below, 
and the claims. The drawings are not necessarily to scale, 
emphasis instead generally being placed upon illustrating the 
principles of the invention. In the drawings, like numerals are 
used to indicate like parts throughout the various views. 
FIG. 1 illustrates the input-output relationship of a logic 
gate according to an embodiment. 
FIG. 2 illustrates the input-output relationship of an (AND, 
OR) logic gate according to an embodiment. 
FIG. 3 illustrates a methodology for constructing the input-
output relationship of a logic gate according to an embodi-
ment. 65 
FIG. 4 illustrates the input-output relationship of an adder 
logic unit according to an embodiment. 
DETAILED DESCRIPTION 
In the description that follows, the scope of the term "some 
embodiments" is not to be so limited as to mean more than 
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one embodiment, but rather, the scope may include one 
embodiment, more than one embodiment, or perhaps all 
embodiments. 
A methodology is presented for describing an input-output 
behavior of a multi-level logic gate to process simultaneously 
a multiplicity of independent Boolean logic functions, with 
each Boolean function processing signals carried on an indi-
vidual, separate channel. An embodiment may simulta-
neously process the same data with the same function or with 
different functions, multiple data with the same function, or 
multiple data with different functions. In addition, multi-level 
logic signals (having more than two levels) may be processed, 
so that a higher communication bandwidth may be obtained 
without necessarily increasing the number of traces (wires). 
Embodiments increase functional density at the logic gate 
level by combining multiple functions within a single gate. 
Embodiments may process simultaneously a multiplicity of 
independent Boolean logic functions, with each Boolean 
function processing signals carried on an individual, separate 
channel. An embodiment may simultaneously process the 
same data with the same function or with different functions, 
multiple data with the same function, or multiple data with 
different functions. In addition, multi-level logic signals 
(having more than two levels) may be processed, so that a 
higher communication bandwidth may be obtained without 
necessarily increasing the number of traces (wires). Such an 
embodiment may be referred to as a simul-gate. 
Embodiments may be described by their input-output 
behavior. The input signals, and the output signal, may each in 
general have more than two logic levels, or values. For 
example, an input or output signal may have logic levels in the 
set 
~ 0 ' ( 3 )" G w' v )' 
where v is some voltage scale. A correspondence between the 
binary symbols 0 and 1 and these logic voltage levels may be 
taken as: 
00H0;01HGY
1
0-GY 
and 11 a..; v. Other embodiments may have more than four 
logic levels. It is not necessary that the number of logic levels 
in a set of logic levels be a power of two. 
Referring to FIG. 1, the input-output behavior of an 
embodiment may be represented by K input ports 102, 
decoder 104, M channels 106, M Boolean gates 108, encoder 
110, and output port 112. There are K input signals, one for 
each input port, denoted by x k, k=1, 2, ... , K. The output 
signal at output port 112 is represented by y. The M Boolean 
functions f m, m=1, 2, ... , M denote the functional behavior 
of the Boolean gates, where each f_ denotes the functional 
input-output behavior of its corresponding Boolean gate. The 
M channels may be represented by the symbols C m, m=1, 
2, ... , M. A channel Cm may be considered a set of input ports 
for the Boolean gate corresponding to the Boolean function 
L. 
In describing the input-output behavior of the embodiment 
in FIG. 1, each input signal xk is considered a multi-level logic 
signal, where decoder 104 decodes each multi-level logic 
signal into a set of binary signals. Each set of binary signals is 
dispersed among all the channels in the sense that for any 
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particular set of binary signals, one binary signal from that set 
is provided to the first channel, a second binary signal from 
that set is provided to the second channel, and so on, so that 
the last binary signal from that set is provided to the last 
5 channel. For the particular embodiment illustrated in FIG. 1, 
each channel carries binary signals obtained from all the 
multi-level logic signals provided as input to decoder 104. 
However, other embodiments may have one or more channels 
that do not carry any binary signals associated with one or 
l0 more input multi-level logic signals. Each channel may be 
viewed as carrying binary signals to its corresponding Bool-
ean gate, where each Boolean gate then processes its binary 
signals to provide a binary output to encoder 110. Encoder 
15 110 then encodes these binary signals to provide a multi-level 
logic signal at output port 112. 
Embodiments may be described in more detail by intro-
ducing additional notation. Decoder 104 maps input signal x k 
into the M-tuple of bits (xk(M), xk(M-1), ... , xk(2), x,(1)) for 
20 eachk=l, 2, ... , K, where eachx k(m) is abinary logic signal, 
and where xk(m) is sent over channel C m for each m=1, 
2, ... , M and for eachk. In this way, for each m=1, 2, ... , M, 
channel Cm carries the set of binary signals {x i (m), 
x2(m), .... xK(m)}. For eachm=l, 2, ... , M, Boolean gate f m 
25 operates on the set of binary signals {x i (m), x2(m), ... , 
xK(m)} to provide an output binary signal that may be 
expressed as f m {x,(m), x2(m), .... xK(m)}. This output 
binary signal may be written more compactly as f m {Cm }, 
where when Cm is the argument of f m, it stands for the set of 
so binary signals carried on channel C„ . Encoder 112 has as its 
input the M-tuple of binary signals (f m {CM}, fMi 
{CM J, ... , f2  {C2 } 1  f, {Cj ), and maps this into a multi-level 
logic output signal y. 
For some embodiments, the output of each Boolean gate 
35 does not depend upon the ordering of its input signals. This 
was the motivation for using set notation in describing the 
input and output relationship of a Boolean gate. For example, 
the output binary signal of Boolean gate f_ was written as 
fm {Cm }. For some embodiments, the decoding scheme is 
40 separable in the sense that the same decoding scheme is 
applied separately to each x k. If each Boolean gate does not 
depend upon the ordering of its input signals, and if the 
decoding scheme is separable so that the same decoding 
scheme is applied to each xk, then because each channel C m 
45 carries the set of binary signals (x i (m), x2 (m), ... , xK(m)) for 
each m=1, 2, ... , M, the output of the simul-gate is indepen-
dent of the ordering of the input signals x k. 
For some embodiments the output of encoder 110 depends 
upon the ordering of its input signals. This was the motivation 
50 for using M-tuple notation for the encoder. As a result, for 
some embodiments the output signal y may depend upon the 
ordering of the correspondence between the Boolean gates 
and the channels. With this in mind, the input-output behavior 
for the embodiment of FIG. 1 may be referred to as an (fm  
55 f M i'  ... , f 2, f J simul-gate, where the use of an M-tuple 
reminds one that the input-output behavior may depend upon 
the ordering of the correspondence between the Boolean 
gates and the channels. 
For some embodiments, the signals x k for k=1, 2.... , K 
60 may be such that a decoder maps input signal x k into the 
M'-tuple of bits (xk(M'), xk(M'-1), ... , xk(2), x,(1)) for each 
k=1, 2, ... , K, where each xk(m) is a binary logic signal, but 
where M';-M. For example, if M'>M, then not all of the binary 
signals may be carried by the channels. As another example, 
65 if M'<M, then some channels may carry the same set of binary 
signals, but to different logic gates. In general, a subset of the 
set of K M'-tuples {(x k(M'), xk(M'-1), ... , xk(2), xk(1)), k=1, 
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2, ... , K} is transmitted over the M channels. A subset may 
not be a proper subset. That is, a subset of a set may be the set 
itself. 
To provide a specific example of a simul-gate, an (AND, 
OR) simul-gate embodiment is illustrated in FIG. 2. The 
(AND, OR) simul-gate has two input ports: port 202 for input 
signal x, and port 204 for input signal x 2 . Input signals x, and 
xz are each four-level logic signals, described by the set of 
voltage levels 
l0 ' (3) ° ' GY °)' 
or for simplicity, 
l0 ' ( 34 G), 1) 
where v is taken as unity. The decoding scheme is separable, 
where decoder 206 decodes input signal x i , decoder 208 
decodes input signal x z, and decoders 206 and 208 each 
perform the identical decoding function: 
0-00;(3)-01; 3)- 10; and I-11. 
Associated with channel C i , denoted by data flows 210 and 
212, is the Boolean OR function, represented by OR gate 214. 
Associated with channel C 2, denoted by data flows 216 and 
218, is the Boolean AND function, represented by AND gate 
220. Encoder 222 performs the inverse of decoders 206 and 
208. That is, 
00-0;01- 3);10 -G); 
and 11- 1, where the lowest and highest order bits in 00, 01, 
10, and 11 refer to, respectively, the outputs of OR gate 214 
and AND gate 220. 
With the decoding and encoding schemes so defined, it is 
straightforward to develop the truth table for the (AND, OR) 
simul-gate of FIG. 2. For example, for x, -2/3 and x2=i31  the 
output is y=i/3. Note that for an (OR, AND) simul-gate, OR 
gate 214 and AND gate 220 would exchange places in the 
topology of FIG. 2, so that an AND gate would be associated 
with channel C l , and an OR gate would be associated with C 2 . 
The truth table for the (OR, AND) gate is different from the 
truth table for the (AND, OR) gate. 
The data flows and logic gates in FIG. 1 illustrate the 
input-output behavior of a simul-gate, but do not necessarily 
represent a hardware description of an embodiment. FIG. 1 
and its description provide a methodology for describing 
simul-gates and constructing their input-output relationships 
based upon well known Boolean functions. FIG. 3 summa-
rizes this method, where in block 302 a decoding scheme is 
cho sen to decode K input multi-level logic signals into a set of 
M bits on each channel of M channels; in block 304 Boolean 
functions are chosen for each channel; and in block 306 an 
encoding scheme is chosen for encoding the output of the 
Boolean functions into the output signal. 
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The methodology described herein may also be used to 
provide embodiments to increase the number of bits that are 
processed in a conventional system of conventional logic 
gates by replacing the conventional gates with simul-gates 
5 that perform the same function but on multiple channels. A 
particular example is illustrated in FIG. 4, where the meth-
odology described herein was applied to a conventional one 
bit full adder logic unit. In this example, where the conven-
tional full bit adder logic unit has a logic OR, AND, or XOR 
io (exclusive OR) gate, that gate is replaced with, respectively, 
an (OR, OR), (AND, AND), or (XOR, XOR) simul-gate. 
In FIG. 4, input signals A" and `B" at input ports 402 and 
404, and input signal "CARRY IN" at input port 406, are 
multi-level logic signals; and output signal "SUM" at output 
15 port 408 and output signal "CARRY OUT" at output port 410 
are also multi-level logic signals. These signal names are 
derived from the conventional signal names in a conventional 
adder, where A" and `B" represent the bits to be added along 
with the "CARRY IN" bits, and "SUM" represents the result- 
20 ing sums where "CARRY OUT" are the bits to be carried over 
into the next adder unit. The encoding and decoding scheme 
as described with respect to the embodiment of FIG. 2 may be 
used with the simul-gates in the embodiment of FIG. 4. In this 
way, the embodiment of FIG. 4 processes two bits at a time. 
25 For some embodiments, because the CARRY OUT signal 
isn't available for higher order bits until the lower order bits 
havebeen added, parts of the numbers to be addedby an adder 
with simul-gates are time shifted so that the CARRY OUT 
signal is available when needed. The following example 
30 makes this clear. Suppose the numbers U and V are to be 
added, the numbers W and X are to be added, and the numbers 
Y and Z are to be added. Let the first and second bits of U be 
denoted as U[1] and U[2], respectively. Similar notation 
applies to the other numbers. Then for the first addition cycle, 
35 only one half of the adder is adding the two one-bit numbers 
U[1] and V[1]. At the second addition cycle, W[1] and X[1] 
are being added while at the same time U[2] and V[2] are 
being added. Because the part of the CARRY OUT signal 
associated with U[I] and V [1] is available at the beginning of 
40 the second addition cycle, it may be used in the CARRY IN 
signal for adding U[2] and V[2]. At the third addition cycle, 
Y[1] and Z[1] are being added, and W[2] and X[2] are being 
added. Because the part of the CARRY OUT signal associ-
ated with W[1] and X[1] is available at the beginning of the 
45 third addition cycle, it may be used in the CARRY IN signal 
for adding W[2] and X[2]. At the fourth addition cycle, only 
one half of the adder is adding the two one-bit numbers Y[2] 
and Z[2], and the part of the CARRY OUT signal associated 
withY[l] and Z[1] is available to be used in the CARRY IN 
50 signal for adding Y[2] and Z[2]. 
In general, once a logic circuit has been specified compris-
ing a set of N Boolean logic gates P,, i=1, 2, ... , N), along with 
their interconnections, then a logic circuit comprising simul-
gates may synthesized in which each logic gate B is replaced 
55 with the simul-gate (B,, B , ... , B,), where B is repeated M 
times. 
The embodiments described here are applicable to sequen-
tial logic as well as to combinational logic. Various modifi-
cations may be made to the disclosed embodiments without 
6o departing from the scope of the invention as claimed below. 
Logic Gates 
In the flowing description, the term "logic gate" will be 
used to refer to simu-gates in which N monotonic levels of 
signal are processes, where N is greater than 2. Convention- 
65 ally, the term "logic gate" is ordinarily applied to systems in 
which there are only two logic levels. Since the invention of 
digital computers in the 1940's, there have been systems 
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using conventional binary digital signals with two states (e.g., 	 inputs, the output can be defined as shown, with symmetry 
TRUE or FALSE, "1" or 11011,  "on" or "off', HIGH or LOW). 	 about the diagonal axis from the upper left corner to the lower 
Here, the simu-gates can be considered either to process 	 right corner of the truth table. A NAND truth table having 
simultaneously M binary signals that have been combined 	 three inputs for a logic gate using N=4 states will be discussed 
into signals with 2' logic levels, or they can be considered to 5 hereinafter, which gate is analogous to a conventional binary 
process signals with  discrete monotonic logic levels, where 	 three input NAND gate. It is therefore contemplated that 
N is greater than 2. 	 apparatus and methods for logic gates having N greater than 
We now describe a number of exemplary logic gates that 	 2 states and more than two input terminals each of which can 
can operate according to principles of the invention. While 	 accommodate an input variable having N greater than 2 logic 
the examples employ logic having four states, it should be 10 states can be constructed according to the principles 
understood that analogous logic having N logic states, where 	 described herein. 
N is at least three distinct logic states, are contemplated. In 	 Vp is the bias level for the PMOS transistors. Its value is a 
particular, N does not have to be an integer that is a power of 	 threshold voltage below the positive supply. For the sake of 
2, but N can be a power of 2 in some embodiments. N does not 	 discussion, we will take this supply to provide V DD volts. 
need to be an even number. The logic gates can be character-  15 One implementation of the NAND/NAND function is 
ized by respective truth tables. As is understood in the com- 	 shown in FIG. 5. In addition to standard MOS FETs it also 
puter logic arts, a truth table relates one or more input vari- 	 used two special transistors. These transistors effectively 
ables of a logic gate to one or more output variables of the 	 have either IV or 2V voltages in series with the transistors 
logic gate. For the embodiments that will be illustrated, a 	 source terminal. This can be implemented with a zener diode 
plurality of input variables each of which can take a number 20 fabricated on the source contacts, or alternatively by connect- 
N of input states can be provided to a logic gate, and at least 	 ing one or two FETs connected as diodes in the circuit to 
one output is provided by the logic gate, which output can 	 perform the needed voltage offsets. 
have a value selected from at least some of the N logic states, 	 These are used in combination to sense multiple input logic 
as described by a corresponding truth table. While the present 	 levels and provide voltage distinct output logic levels. 
disclosure will not discuss the relationship between using 25 	 As may be seen in the above circuit the Y node is a wired 
positive logic and negative logic, those relationships are well 
	
"OR" with a PFET pull up. In multilevel terms this is a "wired 
known (for example as DeMorgan's laws) in the logical arts. 	 minimum" since the node with pull down to the lowest part of 
Any logic gate described in one of positive or negative logic 	 the decode tree. 
can also be understood to operate in the other logic, after 	 From the truth table it can be seen that there are many "3" 
application of DeMorgan's laws. 	 30 levels on the output, i.e., no decode branches are active and 
In describing logic gates, there will be shown circuit dia- 	 theY node pulls up to VDD (level 3). Note that there i s just one 
grams that include a number of transistors, some of which can 	 "0" code on the output when A=3 and B=3. On the bottom 
be configured as diodes to provide predetermined voltage 	 right part of the circuit the decode circuit can be seen. The B 
shifts (e.g., by having the base connected to the collector in a 	 transistor has a 2 in its source, and so does not turn on unless 
p-n-p transistor or the gate terminal connected to the drain in 35 B>2. TheA transistor is in series and so has the same property. 
an FET). While these circuits can be fabricated using the 	 When both A and B equal 3 the Y node is pulled to zero 
transistors as shown in standard MOS technology, it is 	 through the inverter and pull down transistor. The other codes 
expected that one can design a chip in which the entire logic 	 are designed in a similar way. 
gate is fabricated as a single device having only the required 
	
The input signals to the circuit in FIG. 5 are  and B. These 
number of input terminals, output terminals and reference 40 signals can have a voltage value chosen from one of multiple 
voltage terminals. 	 values, which in this embodiment are illustrated by N=4 
As will become apparent from the following description 	 states 0, 1, 2, and 3 respectively. In this embodiment, the 
and the drawings, in some embodiments, the N logic states 	 natural V,, for the NMOS transistors is about 0.5V. State 1 
can correspond to a sequence of N monotonically increasing 	 refers to a value of voltage (here approximately 1 V) at input 
voltage levels (or electronic signal levels), which can be, but 45 A or B that is greater than one V,, but less than state 2. State 
do not have to be, N equally spaced voltage levels. 	 2 is set by the layout of special transistors with a program- 
NAND-NAND Gate 	 ming gate. For this discussion, these transistors are expected 
FIG. 5 is a circuit diagram of a NAND-NAND logic gate 	 to be programmed to have a threshold voltage of IV State 2 
operating on signals having N=4 logic states. For simplicity 	 refers to an input value greater than IV but less than 2V. State 
of exposition, the four states can be labeled 0, 1, 2, and 3, 50 3 is defined by programming the special transitions to have a 
which can be interpreted as a lowest state, two intermediate 	 threshold of 2V. This state refers to any signal value having a 
states, and a highest state. Advantages of apparatus and meth- 	 2V or greater value. V, , is also a bias point of the n-channel 
ods that employ N greater than 2 logic states can include, 	 transistors. 
more efficient wiring, especially as the number of transistors 	 In FIG. 5 there are transistors labeled 1.0 and 2.0 which are 
and gates increases, and improvements in computation, 55 specially drawn with their gate only at one half of their length. 
because each computational cycle can process a larger 	 These transistors are specially designed with a gap between 
amount of data as N increases. FIG. 6 is the truth table that 	 the source and the gate of the transistor. The turn on threshold 
corresponds to the logic gate of FIG. 5. A conventional 	 voltage of these transistors is a function of this gap. This 
NAND gate is understood to provide the negative of an AND 	 threshold voltage can be designed (and can be varied) during 
gate. A conventional AND gate obeys the logic that unless all 60 the layout process by geometrically adjusting the length of 
of the inputs are TRUE (for example logic 1 binary), the 	 the gap. The transistor labeled 1.0 has a LOV threshold volt- 
output is FALSE (corresponding logic 0 binary). 	 age and the transistor labeled 2.0 has a 2.OV threshold volt- 
We now explain the rules that govern the operation of the 	 age. These transistors allow us to compare values of the input 
NAND/NAND gate of FIG. 5. FIG. 6 shows the result that if 	 signal with a known reference voltage defined by the 
any input is logic 0 (e.g., the lowest state) the output is logic 65 designed threshold of the device. The transistors also act like 
3 (e.g., the highest state). If all inputs are in the highest state 	 a voltage clamp. Their minimum VD, clamps at the designed 
(state 3), the output is in the lowest state (state 0). For mixed 	 voltage and will not drop any further. An equivalent circuit to 
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that shown in FIG. 5 can also be constructed using conven-
tional transistors, as illustrated in FIG. 9. 
We now describe the operation of the circuit from left to 
right. 
The first branch (referred to as Input 1) is similar to a NOR 
gate. This branch responds to any value for A or B that is 
higher than the 2 state. In this branch we are using the tran-
sistors programmed to have a 1.OV threshold. The output of 
this branch is either a 3 or I because the output clamping 
nature of the programmable transistor. For any 2 or higher at 
eitherA or B input it produces an output 1. IfA and B are both 
less than 2, both the A and B transistors are "off' and the 
output of this circuit is 3. 
The output of Input 1 is fed into the next portion of the 
circuit. This portion of the circuit comprises three branches 
labeled S1, S2 and S3, respectively. These three branches are 
three input NAND gates that are connected by being logically 
"NOR"ed together. Each branch is a three input NAND. 
The first branch, S1, is in an off state (producing a 3). It will 
produce a logic 2 only if both A and B are greater than logic 
I and the output of the prior stage is a logic 3 (meaning one of 
them is less than logic 2). 
The second branch S2 produces an output of logic 3 (2V) if 
B has a value greater than I (I -0.S V or Vth) and A is at state 
3 (e.g., a value greater than 2V). 
The third branch S3 produces an output of logic 3 (2V) ifA 
is at logic level 2 (IV) and B has a value greater than logic 3 
or 2V. 
The 4th branch S4 produces an output of 2 (IV) if A is a 
value greater than I and B has a value greater than 2 (IV). 
The circuit referred to as the "input 2" produces a zero 
output if B is in logic state 3, and A is at a logic level higher 
than state 1. 
This is to be compared to the truth table given in FIG. 6. For 
A-0, B-0 the first branch produces a 3, because S1, S2, S3 
and S4 are all off and the branch called "input 2" drives the 
output to 3. For A=1, B-0, Input 1 branch produces a 3, 
because S1, S2, S3 and S4 are off and "input 2" branch drives 
the output to 3. ForA-0 and B=1, the same thing happens, and 
the output is 3, e.g., the gate is symmetric with regard to inputs 
A and B. ForA=1, B=1, the S1 branch drives the circuit to an 
output value of 2. For A=3 and B=1 (or A=1 and B=3) the 
output is again 2. ForA=2 and B=2 (orforA=2, B=3, orA=3, 
B=2), the output is 1. For A=3 and B=3, the output is 0. 
The two input NAND/NAND has two inputs and one out-
put but performs the function of two conventional NAND gate 
in parallel. This is achieved by mapping the input and output 
pins into four states, rather than binary. The following table 
illustrates this for the A input of the two NAND gates. 
Value ofA 	 NandI A Input value 	 Nand2A Input value 
This is repeated for all terminals of the function. When this 
is done it is possible to map the two NAND gates into a four 
level function given by the truth table in FIG. 6. Function 
mapped this way have the property that they can be connected 
in circuits in the same way that standard binary elements can 
be connected with the exception that two (or more) parallel 
circuits are produced. The goal of this technique is to be able 
to enable multiple circuits to operate in parallel with reduced 
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wiring overhead. Note that simultaneous functions coded 
thus can be connected together using conventional logic 
design methods. 
FIG. 7 is a diagram illustrating the behavior of a NAND- 
5 NAND logic gate such as shown in FIG. 5 in which the logic 
levels are spaced equidistantly in voltage. The uppermost 
panel of FIG. 7 shows the variation of the signal applied to the 
A input with time, which input increases monotonically at 
times measured in 10, 20, and 30 units. The middle panel of 
to FIG. 7 shows the variation of the signal applied to the B input 
with time, which input increases monotonically at times mea-
sured in 2.5, 5, and 7.5 units, and repeats each 10 units of time, 
so that all 16 combinations of A and B input values are 
provided. The bottom panel of FIG. 7 shows the signal 
15 appearing at output Y for each of the 16 combinations of A 
and B inputs. As is seen in FIG. 7, the output signal at Y 
corresponds to the values in the truth table shown in FIG. 6. 
Decoder Primitives 
FIG. 8A through FIG. 8D illustrate embodiments of decod- 
20 ers that can accept an input signal having a logic state value of 
0, 1, 2, or 3 and return a decoded value. Each decoder gate 
decodes an input level. The decoder gates can provide a result 
by indicating that an expected level is "present" or "absent" 
(e.g., turning on or off a line which is interpreted as a logic 
25 level, or in many cases, the output can be provided as a binary 
result. In these examples, 4 logic level thresholds are related 
to the supply voltage as V T, 2 Vr, —3 VT to VDD- V 2p . Decod-
ers that decode a number of logic states other than N=4 are 
also contemplated. 
30 	 FIG. 8A is a diagram of a decoder for logic level A -0. 
FIG. 8B is a diagram of a decoder for logic level A<3. 
FIG. 8C is a diagram of a decoder for logic level A=1. 
FIG. 8D is a diagram of a decoder for logic level A=2. 
FIG. 8E is a schematic diagram of a circuit element that 
35 behaves as a wired minimum. Most of the gates illustrated 
make use of a "wired minimum" structure for circuit minimi-
zation. In FIG. 8E the A term in this function pulls down to 
—VT. The B term pulls down to —V ss. i.e., the wired connec-
tion pulls down to the lowest common sub-term output. 
40 FIG. 9 is a circuit diagram of an alternative embodiment of 
a NAND/NAND gate that operates using four logic levels and 
the decoder primitives as shown in FIG. 8A through FIG. 8D. 
FIG. 10 is a graph that illustrates the voltage transfer char-
acteristics for a NAND/NAND gate. 
45 	 FIG. 11 is a circuit diagram of an embodiment of a NOT/ 
NOT gate that operates using four logic levels and the decoder 
primitives as shown in FIG. 8A through FIG. 8D. The truth 
table for the NOT/NOT gate is illustrated in the upper right 
corner of FIG. 11. 
50 FIG. 12 is a circuit diagram of an embodiment of a OR/OR 
gate that operates using four logic levels and the decoder 
primitives as shown in FIG. 8A through FIG. 8D. The truth 
table for the OR/OR gate is illustrated in the upper right 
corner of FIG. 12. 
55 FIG. 13 is a circuit diagram of an embodiment of a XOR/ 
XOR gate that operates using four logic levels and the 
decoder primitives as shown in FIG. 8A through FIG. 8D. The 
truth table for the XOR/XOR gate is illustrated in the upper 
right corner of FIG. 13. 
60 	 FIG. 14 is a circuit diagram of an embodiment of a 
NAND3/NAND3 gate that operates using four logic levels 
and the decoder primitives as shown in FIG. 8A through FIG. 
8D. The truth table for the NAND3/NAND3 gate is illustrated 
in the upper right corner of FIG. 14. The NAND3/NAND3 
65 gate is a three input NAND gate for inputs having 4 logic state 
levels each. In FIG. 14, the three inputs are identified as A, B 
and C. The truth table shows values of C=logic state 0 in the 
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upper left quadrant of the truth table, values of C=logic state 
I in the upper right quadrant of the truth table, values of 
C=logic state 2 in the lower left quadrant of the truth table, 
and values of C=logic state 3 in the lower right quadrant of the 
truth table. The truth table could also be represented in three 
dimensions with the A input logic state values given as the 
vertical axis of a face of a cube, the B input logic state values 
given as the horizontal axis of a face of a cube, and the C input 
given along a horizontal axis of a cube normal to the face 
represented by the A and B input logic state values. The 
output values would then be shown at the intersection of three 
axial distances within the cube. 
Other logic circuits can be designed to operate according to 
any of an AND/AND truth table (for example, the logical 
negative of a NAND/NAND truth table), a NOR/NOR truth 
table (for example, the logical negative of an OR/OR truth 
table), or other truth tables. 
Simultaneous Arithmetic Logic Unit 
FIG. 15 is a schematic diagram of an embodiment of a 
simultaneous arithmetic logic unit ("SIMU-ALU") that oper-
ates using four logic levels. In the SIMU-ALU illustrated in 
FIG. 15, two four-level logic signal inputs A and B as shown 
at the left. An output labeled "sim_V:0]" is shown at the 
right. Below the SIMU-ALU there is shown a parallel arith-
metic logic unit using conventional binary logic. The A and B 
inputs are decoded from 4-level logic states to binary logic 
using a 4-level to binary decoder illustrated in FIG. 16. The 
output of the parallel arithmetic logic unit using conventional 
binary logic is converted back to 4-level logic using the binary 
to 4-level encoder shown in FIG. 17. FIG. 18 is a circuit 
diagram that illustrates 4-level output driver circuits. The 
output of the parallel arithmetic logic unit using conventional 
binary logic (after being encoded) is labeled "bin_fj7:0]." 
The signal labeled S[7:0] is a selector signal that determines 
what logical operation the SIMU-ALU and the parallel arith-
metic logic unit using conventional binary logic will perform. 
Decoders and encoders that decode or encode a number of 
logic states other than N=4 to or from binary states, respec-
tively, are also contemplated. 
FIG. 19 is a table that illustrates the values of the selector S 
and the corresponding logical operation that each of the 
SIMU-ALU and the parallel arithmetic logic unit using con-
ventional binary logic will perform. In the table illustrated in 
FIG. 19, the logic function that is performed can be under-
stood using positive logic, or negative logic. 
Circuitry corresponding to the device shown in FIG. 15 has 
been fabricated and operated. A circuit layout for the device is 
illustrated in FIG. 20. 
FIG. 21 is an image of the SIMU-ALU device being tested. 
FIG. 22 is a graph showing A and B inputs for a logic 
function A (e.g., outputA input) that demonstrates the iden-
tity of output for the SIMU-ALU and the parallel arithmetic 
logic unit using conventional binary logic. 
FIG. 23 is a graph showing A and B inputs for a logic 
function (A+B)—I (e.g., output NAND (A and B) that dem-
onstrates the identity of output for the SIMU-ALU and the 
parallel arithmetic logic unit using conventional binary logic. 
Upon comparison of FIG. 7 with FIG. 23, one sees that the 
actual output of the device is the same as the output expected 
from applying the NAND/NAND truth table. 
While the description and embodiments provided here 
have been presented in terms of electronic devices, it is also 
contemplated that similar systems can be constructed using 
optical methods instead of electronic methods, in which the 
monotonic signal levels (such as voltages or currents) are 
replaced with monotonic optical signals, such as intensity of 
illumination signals, or are replacedwith a plurality of closely 
16 
spaced optical signals of known wavelengths, so that N 
monotonic levels can be distinguished. 
DEFINITIONS 
Unless otherwise explicitly recited herein, any reference to 
an electronic signal or an electromagnetic signal (or their 
equivalents) is to be understood as referring to a non-volatile 
electronic signal or a non-volatile electromagnetic signal. 
io Recording the results from an operation or data acquisition, 
such as for example, recording results at a particular fre-
quency or wavelength, is understood to mean and is defined 
herein as writing output data in a non-transitory manner to a 
storage element, to a machine-readable storage medium, or to 
15 a storage device. Non-transitory machine-readable storage 
media that can be used in the invention include electronic, 
magnetic and/or optical storage media, such as magnetic 
floppy disks and hard disks; a DVD drive, a CD drive that in 
some embodiments can employ DVD disks, any of CD-ROM 
20 disks (i.e., read-only optical storage disks), CD-R disks (i.e., 
write-once, read-many optical storage disks), and CD-RW 
disks (i.e., rewriteable optical storage disks); and electronic 
storage media, such as RAM, ROM, EPROM, Compact Flash 
cards, PCMCIA cards, or alternatively SD or SDIO memory; 
25 and the electronic components (e.g., floppy disk drive, DVD 
drive, CD/CD-R/CD-RW drive, or Compact Flash/PCMCIA/ 
SD adapter) that accommodate and read from and/or write to 
the storage media. Unless otherwise explicitly recited, any 
reference herein to "record" or "recording" is understood to 
30 refer to a non-transitory record or a non-transitory recording. 
As is known to those of skill in the machine-readable 
storage media arts, new media and formats for data storage 
are continually being devised, and any convenient, commer-
cially available storage medium and corresponding read/ 
35 write device that may become available in the future is likely 
to be appropriate for use, especially if it provides any of a 
greater storage capacity, a higher access speed, a smaller size, 
and a lower cost per bit of stored information. Well known 
older machine-readable media are also available for use under 
40 certain conditions, such as punched paper tape or cards, mag-
netic recording on tape or wire, optical or magnetic reading of 
printed characters (e.g., OCR and magnetically encoded sym-
bols) and machine-readable symbols such as one and two 
dimensional bar codes. Recording image data for later use 
45 (e.g., writing an image to memory or to digital memory) can 
be performed to enable the use of the recorded information as 
output, as data for display to a user, or as data to be made 
available for later use. Such digital memory elements or chips 
can be standalone memory devices, or can be incorporated 
50 within a device of interest. "Writing output data" or "writing 
an image to memory" is defined herein as including writing 
transformed data to registers within a microcomputer. 
"Microcomputer" is defined herein as synonymous with 
microprocessor, microcontroller, and digital signal processor 
55 ("DSP"). It is understood that memory used by the micro-
computer, including for example instructions for data pro-
cessing coded as "firmware" can reside in memory physically 
inside of a microcomputer chip or in memory external to the 
microcomputer or in a combination of internal and external 
60 memory. Similarly, analog signals can be digitized by a stan-
dalone analog to digital converter ("ADC") or one or more 
ADCs or multiplexed ADC channels can reside within a 
microcomputer package. It is also understood that field pro-
grammable array ("FPGA") chips or application specific inte- 
65 grated circuits (ASIC") chips can perform microcomputer 
functions, either in hardware logic, software emulation of a 
microcomputer, or by a combination of the two. Apparatus 
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having any of the inventive features described herein can 
operate entirely on one microcomputer or can include more 
than one microcomputer. 
General purpose programmable computers useful for con-
trolling instrumentation, recording signals and analyzing Sig- 5 
nals or data according to the present description can be any of 
a personal computer (PC), a microprocessor based computer, 
a portable computer, or other type of processing device. The 
general purpose programmable computer typically com-
prises a central processing unit, a storage or memory unit that 10 
can record and read information and programs using 
machine-readable storage media, a communication terminal 
such as a wired communication device or a wireless commu-
nication device, an output device such as a display terminal, 
and an input device such as a keyboard. The display terminal 15 
can be a touch screen display, in which case it can function as 
both a display device and an input device. Different and/or 
additional input devices can be present such as a pointing 
device, such as a mouse or a joystick, and different or addi-
tional output devices can be present such as an enunciator, for 20 
example a speaker, a second display, or a printer. The com-
puter can run any one of a variety of operating systems, such 
as for example, any one of several versions of Windows, or of 
MacOS, or of UNIX, or of Linux. Computational results 
obtained in the operation of the general purpose computer can 25 
be stored for later use, and/or can be displayed to a user. At the 
very least, each microprocessor-based general purpose com-
puter has registers that store the results of each computational 
step within the microprocessor, which results are then com-
monly stored in cache memory for later use. 30 
Many functions of electrical and electronic apparatus can 
be implemented in hardware (for example, hard-wired logic), 
in software (for example, logic encoded in a program operat-
ing on a general purpose processor), and in firmware (for 
example, logic encoded in a non-volatile memory that is 35 
invoked for operation on aprocessor as required). The present 
invention contemplates the substitution of one implementa-
tion of hardware, firmware and software for another imple-
mentation of the equivalent functionality using a different one 
of hardware, firmware and software. To the extent that an 40 
implementation can be represented mathematically by a 
transfer function, that is, a specified response is generated at 
an output terminal for a specific excitation applied to an input 
terminal of a "black box" exhibiting the transfer function, any 
implementation of the transfer function, including any com- 45 
bination of hardware, firmware and software implementa-
tions of portions or segments of the transfer function, is con-
templated herein, so long as at least some of the 
implementation is performed in hardware. 
Theoretical Discussion 	 50 
Although the theoretical description given herein is 
thought to be correct, the operation of the devices described 
and claimed herein does not depend upon the accuracy or 
validity of the theoretical description. That is, later theoretical 
developments that may explain the observed results on a basis 55 
different from the theory presented herein will not detract 
from the inventions described herein. 
Any patent, patent application, or publication identified in 
the specification is hereby incorporated by reference herein in 
its entirety. Any material, or portion thereof, that is said to be 60 
incorporated by reference herein, but which conflicts with 
existing definitions, statements, or other disclosure material 
explicitly set forth herein is only incorporated to the extent 
that no conflict arises between that incorporated material and 
the present disclosure material. In the event of a conflict, the 65 
conflict is to be resolved in favor of the present disclosure as 
the preferred disclosure.  
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While the present invention has been particularly shown 
and described with reference to the preferred mode as illus-
trated in the drawing, it will be understood by one skilled in 
the art that various changes in detail may be affected therein 
without departing from the spirit and scope of the invention as 
defined by the claims. 
What is claimed is: 
1. An electronic logic gate, comprising: 
at least a first input terminal and a second input terminal, 
each input terminal configured to receive a respective 
electrical input multi-valued logic signal having one 
logic state selected from a number N of logic states, and 
an output terminal configured to provide an electrical 
output multi-valued logic signal having one logic state 
selected from a number N of logic states, where N is an 
integer greater than two; 
said electronic logic gate configured to perform simulta-
neously M Boolean logic operations, where M is an 
integer greater than one, using said electrical input 
multi-valued logic signals received at said at least said 
first input terminal and said second input terminal, said 
M Boolean logic operations defined by a multi-valued 
truth table. 
2. The electronic logic gate of claim 1, further comprising 
a selector input configured to receive a selector signal having 
a plurality of multi-valued logic states, said logic gate con-
figured to perform a plurality of different Boolean logic func-
tions simultaneously using said electrical input logic signals 
received at said at least said first input terminal and said 
second input terminal in response to said selector signal. 
3. The electronic logic gate of claim 1, wherein said truth 
table is selected from the group of truth tables consisting of a 
NAND/NAND truth table, a NOR/NOR truth table, an 
OR/OR truth table, an XOR/XOR truth table, a NOT/NOT 
truth table, and an AND/AND truth table. 
4. The electronic logic gate of claim 1, wherein said N logic 
states correspond to N monotonic logic signal levels. 
5. The electronic logic gate of claim 4, wherein said N 
monotonic logic signal levels are equally spaced signal levels. 
6. The electronic logic gate of claim 1, further comprising 
a binary to N logic level encoder. 
7. The electronic logic gate of claim 6, further comprising 
an N logic level driver. 
8. The electronic logic gate of claim 1, further comprising 
an N logic level to binary decoder. 
9. A method of processing electronic signals, comprising 
the steps of: 
providing an electronic logic gate, comprising: 
at least a first input terminal and a second input terminal, 
each input terminal configured to receive a respective 
electrical input multi-valued logic signal having one 
logic state selected from a number N of logic states, 
and an output terminal configured to provide an elec-
trical output multi-valued logic signal having one 
logic state selected from a number N of logic states, 
where N is an integer greater than two; said electronic 
logic gate configured to perform a simultaneously M 
Boolean logic operations, where M is an integer 
greater than one, using said electrical input logic sig-
nals received at said at least said first input terminal 
and said second input terminal, said M Boolean logic 
operations defined by a multi-valued truth table; and 
providing a truth table; 
applying at least first and second electrical input multi-
valued logic signals each having one logic state selected 
from a number N of logic states to said at least said first 
input terminal and said second input terminal; 
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sensing said electrical output multi-valued logic signal; 
and 
performing at least one of recording said result, transmit-
ting said result to a data handling system, or to display-
ing said result to a user. 
10. The method of processing electronic signals of claim 9, 
wherein said truth table is selected from the group of truth 
tables consisting of a NAND/NAND truth table, a NOR/NOR 
truth table, an OR/OR truth table, an XOR/XOR truth table, a 
NOT/NOT truth table, and an AND/AND truth table. 
11. The method of processing electronic signals of claim 9, 
wherein said number N of logic states correspond to N mono-
tonic logic signal levels. 
12. The method of processing electronic signals of claim 
11, wherein said N monotonic logic signal levels are equally 
spaced signal levels. 
13. An optical logic gate, comprising: 
at least a first input terminal and a second input terminal, 
each input terminal configured to receive a respective 
optical input multi-valued logic signal having one logic 
state selected from a number N of logic states, and an 
20 
output terminal configured to provide an optical output 
multi-valued logic signal having one logic state selected 
from a number N of logic states, where N is an integer 
greater than two; 
5 	 said optical logic gate configured to perform simulta- 
neously M Boolean logic operations, where M is an 
integer greater than one, using said optical input logic 
signals received at said at least said first input terminal 
and said second input terminal, said M Boolean logic 
10 	
operations defined by a multi-valued truth table. 
14. The optical logic gate of claim 13, further comprising a 
selector input configured to receive a selector signal having a 
plurality of logic states, said logic gate configured to perform 
15 a plurality of different Boolean logic functions simulta-
neously using said optical input logic signals received at said 
at least said first input terminal and said second input terminal 
in response to said selector signal. 
15. The optical logic gate of claim 13, wherein said N logic 
20 states correspond to N monotonic logic signal levels. 
